LARGE AND FAST: EXPLOITING MEMORY HIERARCHY

Jo, Heeseung

Inside the Processor (CPU)





Memory Technology

Static RAM (SRAM)

• 0.5ns - 2.5ns, \$2000 - \$5000 per GB

Dynamic RAM (DRAM)

• 50ns - 70ns, \$20 - \$75 per GB

Magnetic disk

• 5ms - 20ms, \$0.20 - \$2 per GB

Ideal memory

- Access time of SRAM
- Capacity and cost/GB of disk



Typical Access Latency (in terms of processor cycles for a 4 GHz processor)

Qureshi (IBM Research) et al., Scalable High Performance Main Memory System Using Phase-Change Memory Technology, *ISCA* 2009.

Principle of Locality

Programs access a small proportion of their address space at any time

Temporal locality

- Items accessed recently are likely to be accessed again soon
- e.g., instructions in a loop, induction variables

Spatial locality

- Items near those accessed recently are likely to be accessed soon
- E.g., sequential instruction access, array data

Taking Advantage of Locality

Memory hierarchy

Store everything on disk

Copy recently accessed (and nearby) items from disk to smaller DRAM memory

• Main memory

Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory

• Cache memory attached to CPU

Memory Hierarchy Levels

Block (aka line): unit of copying

• May be multiple words

If accessed data is present in upper level

- Hit: access satisfied by upper level
 - Hit ratio: hits/accesses
- If accessed data is absent
 - Miss: block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses = 1 - hit ratio
 - Then accessed data supplied from upper level



Cache Memory

Cache memory

• The level of the memory hierarchy closest to the CPU

Given accesses X_1 , ..., X_{n-1} , X_n



How do we know if the data is present?

Where do we look?

a. Before the reference to X_n

b. After the reference to X_n

Direct Mapped Cache

Location determined by address

Direct mapped: only one choice

• (Block address) modulo (#Blocks in cache)



Tags and Valid Bits

How do we know which particular block is stored in a cache location?

- Store block address as well as the data
- Actually, only need the high-order bits
- Called the tag

What if there is no data in a location?

- Valid bit: 1 = present, 0 = not present
- Initially 0

Address Subdivision

31 30 · · · 13 12 11 · · · 2 1 0 Byte offset 20 10 Hit Tag Data Index Valid Tag Index Data 0 1 2 . . . P 1021 1022 1023 20 32 =

Cache Example

8-blocks, 1 word/block, direct mapped
Initial state

Index	V	Тад	Data
000	Ν		
001	Ν		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

Word addr	Binary addr	Hit/miss	Cache block
22	10 110	Miss	110

Index	V	Тад	Data
000	Ν		
001	Ν		
010	Ν		
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Word addr	Binary addr	Hit/miss	Cache block
26	11 010	Miss	010

Index	V	Тад	Data
000	Ν		
001	Ν		
010	Υ	11	Mem[11010]
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Word addr	Binary addr	Hit/miss	Cache block	
22	10 110	Hit	110	
26	11 010	Hit	010	

Index	V	Тад	Data
000	Ν		
001	Ν		
010	Y	11	Mem[11010]
011	N		
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Word addr		Binary addr		Hit/miss	Cache block		
16		10 000		Miss	000		
3		00 011		Miss	011		
16		10 000		Hit	000		
Index	V	Тад	Dat	а			
000	Υ	10	Mem	[10000]			
001	N						
010	Y	11	Mem	[11010]			
011	Y	00	Mem	[00011]			
100	N						
101	N						
110	Y	10	Mem[10110]				
111	N						

Word addr	Binary addr	Hit/miss	Cache block
18	10 010	Miss	010

Index	V	Тад	Data
000	Y	10	Mem[10000]
001	N		
010	Y	10	Mem[10010]
011	Y	00	Mem[00011]
100	N		
101	N		
110	Y	10	Mem[10110]
111	N		

Example: Larger Block Size

32 bit, 64 blocks, 16 bytes/block

• To what block number does address 1200 map?

```
Block address = \lfloor 1200/16 \rfloor = 75
```

Block number = $75 \mod 64 = 11$



Block Size Considerations

Larger blocks should reduce miss rate

- Due to spatial locality
- But in a fixed-sized cache
 - Larger blocks \Rightarrow fewer of them
 - More competition \Rightarrow increased miss rate
 - Larger blocks \Rightarrow pollution
- 4 bytes/block vs. 16 bytes/block

Cache Misses

On cache hit, CPU proceeds normally

On cache miss

- Stall the CPU pipeline
- Fetch block from next level of hierarchy
- Instruction cache miss
 - Restart instruction fetch
- Data cache miss
 - Complete data access



Write-Through

On data-write hit, could just update the block in cache

• But then cache and memory would be inconsistent

Write through: also update memory

- But makes writes take longer
- e.g., if base CPI = 1, 10% of instructions are stored, write to memory takes 100 cycles
 - Effective CPI = 1 + 0.1×100 = 11

Solution: write buffer

- Holds data waiting to be written to memory
- CPU continues immediately
 - Only stalls on write if write buffer is already full



Write-Back

Alternative: On data-write hit, just update the block in cache

• Keep track of whether each block is dirty

When a dirty block is replaced

- Write it back to memory
- Can use a write buffer to allow replacing block to be read first



Write Allocation

What should happen on a write miss?

Alternatives for write-through

- Allocate on miss: fetch the block (write allocation)
- Write around: don't fetch the block (no write allocation)
 - Pass cache
- For write-back
 - Usually fetch the block



Example: Intrinsity FastMATH

Embedded MIPS processor

- 12-stage pipeline
- Instruction and data access on each cycle

Split cache: separate I-cache and D-cache

- Each 16KB: 256 blocks × 16 words/block
- I-cache: read and no write
- D-cache: write-through or write-back

SPEC2000 miss rates

- I-cache: 0.4%
- D-cache: 11.4%

Example: Intrinsity FastMATH



Main Memory Supporting Caches

Use DRAMs for main memory

- Fixed width (e.g., 1 word)
- Connected by fixed-width clocked bus
 - Bus clock is typically slower than CPU clock

Example cache block read

- 1 bus cycle for address transfer
- 15 bus cycles per DRAM access
- 1 bus cycle per data transfer

For 4-word block, 1-word-wide DRAM

- Miss penalty = $1 + 4 \times 15 + 4 \times 1 = 65$ bus cycles
- Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle



memory organization

Increasing Memory Bandwidth



Advanced DRAM Organization

Bits in a DRAM are organized as a rectangular array

• DRAM accesses an entire row

Double data rate (DDR) DRAM

• Transfer on rising and falling clock edges

Quad data rate (QDR) DRAM

• Separate DDR inputs and outputs

Measuring Cache Performance

Components of CPU time

- Program execution cycles
 - Includes cache hit time
- Memory stall cycles
 - Mainly from cache misses
- With simplifying assumptions:

Memory stall cycles

```
= \frac{\text{Memory accesses}}{\text{Program}} \times \text{Miss rate} \times \text{Miss penalty}
```

 $= \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Misses}}{\text{Instruction}} \times \text{Miss penalty}$

Cache Performance Example

Given

- I-cache miss rate = 2%
- D-cache miss rate = 4%
- Miss penalty = 100 cycles
- Base CPI (ideal cache) = 2
- Load & stores are 36% of instructions

Miss cycles per instruction

- I-cache: 0.02 × 100 = 2
- D-cache: 0.36 × 0.04 × 100 = 1.44

Average Access Time

Hit time is also important for performance

Average memory access time (AMAT)

• AMAT = Hit time + Miss rate × Miss penalty

Example

- CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
- AMAT = $1 + 0.05 \times 20 = 2$ ns
 - 2 cycles per instruction

Performance Summary

When CPU performance increased

• Miss penalty becomes more significant

Decreasing base CPI

• Greater proportion of time spent on memory stalls

Increasing clock rate

• Memory stalls account for more CPU cycles

Can't neglect cache behavior when evaluating system performance

Associative Caches

Direct mapped

Fully associative

- Allow a given block to go in any cache entry
- Requires all entries to be searched at once
- Comparator per entry (expensive)

n-way set associative

- Each set contains *n* entries
- Block number determines which set
 - (Block number) modulo (#Sets in cache)
- Search all entries in a given set at once
- *n* comparators (less expensive)



Associative Cache Example



Spectrum of Associativity

For a cache with 8 entries



Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								

Eight-way set associative (fully associative)

Tag	Data														

Compare 4-block caches

- Direct mapped vs. 2-way set associative vs. fully associative
- Block access sequence: 0, 8, 0, 6, 8

Direct mapped

Block	Cache	Hit/miss	Cache content after access				
address	index		0	1	2	3	
0	0	miss	Mem[0]				
8	0	miss	Mem[8]				
0	0	miss	Mem[0]				
6	2	miss	Mem[0]		Mem[6]		
8	0	miss	Mem[8]		Mem[6]		

Associativity Example

2-way set associative

Block	Cache	Hit/miss	Cache content after access			
address	index		Set Ø		Set 1	
0	0	miss	Mem[0]			
8	0	miss	Mem[0]	Mem[8]		
0	0	hit	Mem[0]	Mem[8]		
6	0	miss	Mem[0]	Mem[6]		
8	0	miss	Mem[8]	Mem[6]		

Fully associative

Block	Hit/miss	Cache content after access			
address					
0	miss	Mem[0]			
8	miss	Mem[0]	Mem[8]		
0	hit	Mem[0]	Mem[8]		
6	miss	Mem[0]	Mem[8]	Mem[6]	
8	hit	Mem[0]	Mem[8]	Mem[6]	

Increased associativity decreases miss rate

• But expensive

Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000

- 1-way: 10.3%
- 2-way: 8.6%
- 4-way: 8.3%
- 8-way: 8.1%

4-way Set Associative Cache Organization



Replacement Policy

Which one should be evicted?

Direct mapped: no choice

Set associative

- Prefer non-valid entry, if there is one
- Otherwise, choose among entries in the set

Least-recently used (LRU)

- Choose the one unused for the longest time
 - Simple for 2-way, manageable for 4-way, too hard beyond that

Random

 Gives approximately the same performance as LRU for high associativity





Fully associative



Multilevel Caches

Primary cache attached to CPU

• Small, but fast

Level-2 cache services misses from primary cache

• Larger, slower, but still faster than main memory

Main memory services L-2 cache misses

Current systems include L-3 cache

Inside the Processor (CPU)

AMD Barcelona: 4 processor cores





Multilevel Cache Example

Given

- CPU base CPI = 1, clock rate = 4GHz
- Miss rate/instruction = 2%
- Main memory access time = 100ns

With just primary cache

- Miss penalty = 100ns/0.25ns = 400 cycles
- Effective CPI = 1 + 0.02 × 400 = 9

Example (cont.)

Now add L-2 cache

- Access time = 5ns
- Global miss rate to main memory = 0.5%

Primary miss with L-2 hit

• Penalty = 5ns/0.25ns = 20 cycles

Primary miss with L-2 miss

• Extra penalty = 400 cycles

 $CPI = 1 + 0.02 \times 20 + 0.005 \times 400 = 3.4$

Performance ratio = 9/3.4 = 2.6

Given

- CPU base CPI = 1, clock rate = 4GHz
- Miss rate/instruction = 2%
- Main memory access time = 100ns

With just primary cache

- Miss penalty = 100ns/0.25ns = 400 cycles
- Effective CPI = 1 + 0.02 × 400 = 9

44

Multilevel Cache Considerations

Primary cache

• Focus on minimal hit time

L-2 cache

- Focus on low miss rate to avoid main memory access
- Hit time has less overall impact

Results

- L-1 cache usually smaller than L-2 cache
- L-1 block size smaller than L-2 block size

Interactions with Advanced CPUs

Out-of-order CPUs can execute instructions during cache miss

- Pending load/store stays in load/store unit
 - Dependent instructions wait in reservation stations
- Independent instructions continue

Effect of miss depends on program data flow

- Much harder to analyze
- Use system simulation

Interactions with Software

Misses depend on memory access patterns

- Algorithm behavior
- Compiler optimization for memory access



Memory System Performance Example



(Pentium 4)

Need to understand hierarchical memory organization Performance depends on access patterns

Including how step through multi-dimensional array

The Memory Mountain

L1 7000 copyij 6000 5000 4000 L2 3000 L3 2000 1000 copyji 0 2K s1 s3 16K Mem s5 128K s7 s9 ž s11 s13 8M Size (bytes) s15 Stride (x8 bytes) s32 64M

Intel Core i7 2.67 GHz 32 KB L1 d-cache 256 KB L2 cache 8 MB L3 cache